This content has been downloaded from IOPscience. Please scroll down to see the full text.
Download details:
IP Address: 193.10.107.24
This content was downloaded on 15/08/2017 at 11:32 Please note that terms and conditions apply.
Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
View the table of contents for this issue, or go to the journal homepage for more 2014 JINST 9 C01037
(http://iopscience.iop.org/1748-0221/9/01/C01037)
Home Search Collections Journals About Contact us My IOPscience
You may also be interested in:
VeloPix: the pixel ASIC for the LHCb upgrade T. Poikela, M. De Gaspari, J. Plosila et al.
Front-end intelligence for triggering and local track measurement in gaseous pixel detectors V Gromov, N Hessey and J Vermeulen
Radiation hardness improvement of analog front-end microelectronic devices for particle accelerator A G Miroshnichenko, A S Rodin, A S Bakerenkov et al.
KLauS: a low power Silicon Photomultiplier charge readout ASIC in 0.18 UMC CMOS K. Briggl, H. Chen, D. Schimansky et al.
Timepix3: a 65K channel hybrid pixel readout chip with simultaneous ToA/ToT and sparse readout T Poikela, J Plosila, T Westerlund et al.
A synchronous analog very front-end in 65 nm CMOS with local fast ToT encoding for pixel detectors at HL-LHC
E. Monteil, L. Pacher, A. Paternò et al.
Recent progress in the development of 3D deep n-well CMOS MAPS G Traversi, L Gaioni, A Manazza et al.
A LOW-COST PULSE AMPLIFIER AND DISCRIMINATOR FOR PHOTON COUNTING
2014 JINST 9 C01037
P
UBLISHED BYIOP P
UBLISHING FORS
ISSAM
EDIALABR
ECEIVED: November 15, 2013 A
CCEPTED: December 4, 2013 P
UBLISHED: January 21, 2014
T OPICAL W ORKSHOP ON E LECTRONICS FOR P ARTICLE P HYSICS 2013, 23–27 S EPTEMBER 2013,
P ERUGIA , I TALY
Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
M. De Gaspari,
a,1J. Alozy,
aR. Ballabriga,
aM. Campbell,
aE. Fr ¨ ojdh,
a,bJ. Idarraga,
a,cS. Kulis,
aX. Llopart,
aT. Poikela,
a,dP. Valerio
aand W. Wong
aa
CERN,
Geneva, Switzerland
b
Mid Sweden University, Sundsvall, Sweden
c
University of Houston, Houston, U.S.A.
d
University of Turku and TUCS - Turku Center for Computing Science, Turku, Finland
E-mail: Massimiliano.De.Gaspari@cern.ch
A BSTRACT : This paper describes a front-end for hybrid pixel readout chips, which was devel- oped for the Timepix3 and Smallpix ASICs. The front-end contains a single-ended preamplifier with a structure for leakage current compensation which can handle both signal polarities, and a single-threshold discriminator with compensation for pixel-to-pixel mismatch. Preamplifier and discriminator are required to be fast, to allow a Time-Of-Arrival (TOA) measurement with a res- olution of 1.56 ns. Time-Over-Threshold (TOT) is also measured; the monotonicity of TOT with respect to the input charge is greatly improved as compared to the previous Timepix chip. The ana- log area is only 55 µm × 13.5 µm. Timepix3 has already been fabricated and the first test results are also presented in this paper.
K EYWORDS : Analogue electronic circuits; Pixelated detectors and associated VLSI electronics;
Electronic detector readout concepts (solid-state); Front-end electronics for detector readout
1