Page 1 of 6
ESKI - MODULE DOCUMENTATION PROCESSOR
CLK
Reset_n
INT0
INT1
Port_B
PROCESSOR
Port_D
Port_x
RXD TXD
Module responsible _______________________
Specification responsible Mattias O’Nils / Bengt Oelmann
Designers ____________________________________________
General description: The PROCESSOR module is based on a clone of the AVR Microcontroller AT80S2313 from ATMEL (available through the OpenCores
organization). The task of the processor is to control the dataflow and to configur of the image processing modules in the camera node.
CONTENTS
Page
1. SPECIFICATION...3
1.1 INTERFACEDESCRIPTIONDIGITALSIGNALS...3
1.2 HIERARCHY...4
1.3 FUNCTIONALITY...4
1.4 DESIGNGOALS...4
DESCRIPTION OF IMPLEMENTATION...5
2. VERIFICATION...5
3. DELIVERABLES...6
3.1 DIGITALMODULES...6
Rev Date Description of modification Sign
0 Initial issue
Page 2 of 6
1. Specification
1.1 Interface description digital signals Inputs and outputs in alphabetic order.
Input signals
Signal name From Input delay Description
CLK External - Clock
Reset_n External 20 ns Reset active low
INT0 - 20 ns AVR Interrupt
INT1 - 20 ns AVR Interrupt
RXD External 20 ns Serial data
Output signals
Signal name To Output delay Description
TXD External 20 ns Serial data
Input/Output signals
Signal name To Output delay Description
Port_B - 20 ns Bi-directional data port
Port_D - 20 ns Bi-directional data port
Port_x - 20 ns Additional data ports
Page 3 of 6
1.2 Hierarchy Hierarchy of module -
1.3 Functionality
The PROCESSOR module is based on a clone of the AVR Microcontroller AT80S2313 from ATMEL (available through the OpenCores organization). The task of the processor is to control the dataflow and to configur of the image processing modules in the camera node. In addition to that it is responsible for handling all external communication to/from the camera node.
This functionality is implemented by following means:
- Adding needed registers for parameter passing to and from image processing modules - Software routines for handling incoming image data
- Software routines for handling serial communication interface for 9600 bit/s - Software or hardware support for high-speed serial communication from image
processing modules of 128kbit/s 1.4 Design goals
Frequency: 15 MHz
Page 4 of 6
Description of implementation
The implementation strategy should be described here. If special techniques have been used to fulfill the Design goal demands, this should be pointed out.
2. Verification
Describe the strategy used for verifying that the module works according to specification.
How is the module simulated?
Which functions and parameters are covered and which are not covered by the simulations? (referred to specification)
How is the other functions and parameters verified?
What are the results compared to (Matlab model, C-program, Behavioral model, manually from specification, other)
Page 5 of 6
3. Deliverables
3.1 Digital modules
The following documents should be included in the module documentation:
RTL-code(s)
Schematics
Test bench(es)
The following documents may be included in the module documentation (optional):
Result from simulation
Synthesis script
Synthesis constraints (if other than project common constraints)
Synthesis report(s)
Page 6 of 6