• No results found

Video Signal Processing

N/A
N/A
Protected

Academic year: 2021

Share "Video Signal Processing"

Copied!
6
0
0

Loading.... (view fulltext now)

Full text

(1)

21 November 2021 Departement of Information Technology

Electronics Group 1

Video Signal Processing

Current status

• Algorithm

– Improved shot-noise detection with up to 17%

• Implications  Manages mechanical damages better

 Reduces artefacts from block- or frame loss  One paper published

– Algorithm refinement and its implication on implementation cost

• Same performance @ no cost in terms of area and timing for ASIC impl.

• Manages real times performance for FPGA-technology

• Same implementation costs for both algorithms.

• One paper published

(2)

21 November 2021 Departement of Information Technology

Electronics Group 2

Rapid Hardware Prototyping for Video Signal Processing

Håkan Norell

(3)

21 November 2021 Departement of Information Technology

Electronics Group 3

Outline

• Video Signal Processing

• Real-Time SW

• Real-Time HW

• Conclusions

(4)

21 November 2021 Departement of Information Technology

Electronics Group 4

Real-time SW

• Original algorithm implemented in SW

– Aim – Real time performance, Student project.

– Results

• It is possible to reach real-time performance

• Uses MMX technology

• Requirements PIII-800 with high-speed disk array

• Several benchmark movies and real-world examples has been processed

• Environment with I/O interfaces has been developed

• Paper in pipeline

– Future work

• Use the existing model to further refine the algorithm

(5)

21 November 2021 Departement of Information Technology

Electronics Group 5

Real-Time HW

• Pre-study of requirements for rapid HW prototyping

– Master thesis

– One paper published

• Development of low level modules

– Physical memory controller interface – Handling of PCI-bus communication – Onboard memory capacity are limited

• Need for larger memory

• Memory modelling

– Benny Thörnberg

(6)

21 November 2021 Departement of Information Technology

Electronics Group 6

Conclusions

• Up and running

• 3 papers published

• Real simulated movies are available

• Future directions are visible

• Plans to build a Video-Processing Lab

References

Related documents

Men det finns skäl att hålla i minnet att när vi talar om ungdomsrörelser eller ungdomskul- turer så bygger dessa alltid till en viss del också på denna allmänna

To overcome these challenges, the serial to parallel conversion unit based on shift register has been designed in order to fetch the data into the on-chip memory at low frequency,

• Investigate how transfer speed of the TCP and UDP protocols over GbE between two units is affected by altering the maximum payload of the Ethernet frame (jumbo frames) as well as

However, in recent years it has emerged as an important pathogen in hospital-associated infections, especially in infections related to implanted foreign body materials

An IMEM specification also specifies the input- and output video streams that interface the video processing algorithm within the same module.. 3.1 Interface- and memory

Figure 3 depicts the workflow we propose to be used together with IMEM. The workflow runs along eight levels defined at the left-side axis. The video processing algorithm is

The FMC (Frame Memory Controller) has two functions: (1) Buffer/load image data from a frame memory and (2) stream pixel data from the image capture (IC) module to the output.

There are several things which characterize the work; repetition, surreal, abstract installation, mixed media, memories, mystical dreams, boundaries and the message of