• No results found

ESKI - MODULE DOCUMENTATIONCOMPRESSION

N/A
N/A
Protected

Academic year: 2021

Share "ESKI - MODULE DOCUMENTATIONCOMPRESSION"

Copied!
1
0
0

Loading.... (view fulltext now)

Full text

(1)

Page 1 of 6

ESKI - MODULE DOCUMENTATION COMPRESSION

CLK

DIMI<7:0>

PIXSI

EN_BRLC

FSYNCI

RESET

VLC<7:0>

FSYNCO

COMPRESSION

FIFO_FULL

FIFO_HALF

FIFO_EMPTY EN_VLC

Module responsible _______________________

Specification responsible Bengt Oelmann

Designers ____________________________________________

General description: The Compression module performs lossless compression of image data. This is carried out in two steps: First the image data is run-length coded and then it is variable-length coded. The module can be configured to carry out any combination of these two coding methods by setting two input bits.

(2)

CONTENTS

Page

1. SPECIFICATION...3

1.1 INTERFACEDESCRIPTIONDIGITALSIGNALS...3

1.2 HIERARCHY...4

1.3 FUNCTIONALITY...4

1.4 DESIGNGOALS...4

DESCRIPTION OF IMPLEMENTATION...5

2. VERIFICATION...5

3. DELIVERABLES...6

3.1 DIGITALMODULES...6

Rev Date Description of modification Sign

0 Initial issue

Page 2 of 6

(3)

1. Specification

1.1 Interface description digital signals Inputs and outputs in alphabetic order.

Input signals

Signal name From Input delay Description

CLK External - Clock

DIMI<7:0> ImProc 20 ns Binary Image input

PIXSI ImProc 20 ns Pixel input available

EN_BRLC Processor 20 ns Enable run-length coding of data EN_VLC Processor 20 ns Enable variable-length coding of data

FSYNCI ImProc 20 ns Frame synchronization

RESET External 20 ns Reset

Output signals

Signal name To Output delay Description

VLC<7:0> Processor 20 ns VLC data output

FSYNCO Processor 20 ns Frame synchronization output

FIFO_EMPTY Processor 20 ns Output FIFO is empty FIFO_FULL Processor 20 ns Output FIFO is full FIFO_HALF Processor 20 ns Output FIFO is half-full

Page 3 of 6

(4)

1.2 Hierarchy

Hierarchy of module Compression:

1.3 Functionality

The COMPRESSION carries out lossless image compression in two steps: 1. Run-length coding, 2. Variable-length coding.

These two steps are optional and different combinations of operation can be configured through the EN_BRLC and EN_VLC bits.

EN_BRLC EN_VLC Type of compression

0 0 No compression, image data on DOUT<7:0>

0 1 Only variable-length coding

1 0 Only run-length coding, run-length codes on DOUT<7:0>

1 1 Both run-length and variable-length coding

Detailed descriptions are given in the module documentation for the BRLC and VLC modules.

1.4 Design goals Frequency: 15 MHz

Page 4 of 6

COMPRESSION

BRLC VLC

(5)

Description of implementation

The implementation strategy should be described here. If special techniques have been used to fulfill the Design goal demands, this should be pointed out.

2. Verification

Describe the strategy used for verifying that the module works according to specification.

 How is the module simulated?

 Which functions and parameters are covered and which are not covered by the simulations? (referred to specification)

 How is the other functions and parameters verified?

 What are the results compared to (Matlab model, C-program, Behavioral model, manually from specification, other)

Page 5 of 6

(6)

3. Deliverables

3.1 Digital modules

The following documents should be included in the module documentation:

 RTL-code(s)

 Schematics

 Test bench(es)

The following documents may be included in the module documentation (optional):

 Result from simulation

 Synthesis script

 Synthesis constraints (if other than project common constraints)

 Synthesis report(s)

Page 6 of 6

References

Related documents

1.1 Interface description digital signals Inputs, outputs and bidirs in alphabetic order... Description

The function of the BRLC is to count the number of consecutive input pixel-values that have the same values and represent that sequence in a run-length format?. The BRLC shall

GAIN&lt;3:0&gt; CI 20 ns Pixel amplifier gain TH1&lt;7:0&gt; CI 20 ns Pixel transfer function TH2&lt;7:0&gt; CI 20 ns Pixel transfer function SLOPE1&lt;13:0&gt; CI 20 ns Pixel

EN_BUFF Processor 20 ns Enable output of buffered frame EN_FC Processor 20 ns Enable capturing of image from IS CONFIGURE ImageSensor 20 ns Init image sensor.. RESET External 20

The FMC (Frame Memory Controller) has two functions: (1) Buffer/load image data from a frame memory and (2) stream pixel data from the image capture (IC) module to the output.

The IC (Image Capture) module captures data form the image sensor and outputs this in another format for further image processing. Additionally, the IC automatically controls the

The task of the processor is to control the dataflow and to configur of the image processing modules in the camera

The window is a square of 33 pixels moving from left to right on a line and from top to bottom on the image.. 1.4 Dataflow control and synchronization